

OPA129

Ultra-Low Bias Current *Difet*[®] OPERATIONAL AMPLIFIER

FEATURES

- ULTRA-LOW BIAS CURRENT: 100fA max
- LOW OFFSET: 2mV max
- LOW DRIFT: 10 μ V/ $^{\circ}$ C max
- HIGH OPEN-LOOP GAIN: 94dB min
- LOW NOISE: 15nV/ $\sqrt{\text{Hz}}$ at 10kHz
- PLASTIC DIP and SOIC PACKAGE

APPLICATIONS

- PHOTODETECTOR PREAMP
- CHROMATOGRAPHY
- ELECTROMETER AMPLIFIERS
- MASS SPECTROMETER
- pH PROBE AMPLIFIER
- ION GAGE MEASUREMENT


DESCRIPTION

The OPA129 is an ultra-low bias current monolithic operational amplifier offered in an 8-pin PDIP and SO-8 package. Using advanced geometry dielectrically-isolated FET (*Difet*[®]) inputs, this monolithic amplifier achieves a high performance level.

Difet fabrication eliminates isolation-junction leakage current—the main contributor to input bias current with conventional monolithic FETs. This reduces input bias current by a factor of 10 to 100. Very low input bias current can be achieved without resorting to small-geometry FETs or CMOS designs which can suffer from much larger offset voltage, voltage noise, drift, and poor power supply rejection.

The OPA129's special pinout eliminates leakage current that occurs with other op amps. Pins 1 and 4 have no internal connection, allowing circuit board guard traces—even with the surface-mount package version.

OPA129 is available in 8-pin DIP and SO-8 packages, specified for operation from -40°C to $+85^{\circ}\text{C}$.



Difet[®] Burr-Brown Corp.

International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL

At $V_S = \pm 15V$ and $T_A = +25^\circ C$ unless otherwise noted. Pin 8 connected to ground.

PARAMETER	CONDITION	OPA129PB, UB			OPA129P, U			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
INPUT BIAS CURRENT⁽¹⁾ vs Temperature	$V_{CM} = 0V$		± 30	± 100		*	± 250	fA
			Doubles every $10^\circ C$				*	
INPUT OFFSET CURRENT	$V_{CM} = 0V$		± 30			*		fA
OFFSET VOLTAGE Input Offset Voltage vs Temperature Supply Rejection	$V_{CM} = 0V$ $V_S = \pm 5V$ to $\pm 18V$		± 0.5 ± 3 ± 3	± 2 ± 10 ± 100		± 1 ± 5 *	± 5 *	mV $\mu V/^\circ C$ $\mu V/V$
NOISE Voltage	$f = 10Hz$ $f = 100Hz$ $f = 1kHz$ $f = 10kHz$ $f_B = 0.1Hz$ to $10Hz$ $f = 10kHz$		85 28 17 15			*		nV/\sqrt{Hz} nV/\sqrt{Hz} nV/\sqrt{Hz} nV/\sqrt{Hz}
Current			4 0.1			*		$\mu Vp-p$ fA/\sqrt{Hz}
INPUT IMPEDANCE Differential Common-Mode			$10^{13} \parallel 1$ $10^{15} \parallel 2$			*		$\Omega \parallel pF$ $\Omega \parallel pF$
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	$V_{IN} = \pm 10V$	± 10 80	± 12 118		*	*		V dB
OPEN-LOOP GAIN, DC Open-Loop Voltage Gain	$R_L \geq 2k\Omega$	94	120		*	*		dB
FREQUENCY RESPONSE Unity Gain, Small Signal Full Power Response Slew Rate Settling Time: 0.1% 0.01% Overload Recovery, 50% Overdrive ⁽²⁾	$20Vp-p$, $R_L = 2k\Omega$ $V_O = \pm 10V$, $R_L = 2k\Omega$ $G = -1$, $R_L = 2k\Omega$, 10V Step $G = -1$	1	1 47 2.5 5 10 5		*	*		MHz kHz V/ μs μs μs μs
RATED OUTPUT Voltage Output Current Output Load Capacitance Stability Short-Circuit Current	$R_L = 2k\Omega$ $V_O = \pm 12V$ Gain = +1	± 12 ± 6	± 13 ± 10 1000 ± 35	± 55	*	*	*	V mA pF mA
POWER SUPPLY Rated Voltage Voltage Range, Derated Performance Current, Quiescent	$I_O = 0mA$	± 5	± 15 1.2	± 18 1.8	*	*	*	V V mA
TEMPERATURE Specification Operating Storage Thermal Resistance PDIP—"P" SOIC—"U"	Ambient Temperature Ambient Temperature θ_{JA} , Junction-to-Ambient	-40 -40 -40		+85 +125 +125	*	*	*	$^\circ C$ $^\circ C$ $^\circ C$ $^\circ C/W$ $^\circ C/W$

NOTES: (1) High-speed automated test. (2) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

ABSOLUTE MAXIMUM RATINGS

Power Supply Voltage	±18V
Differential Input Voltage	V- to V+
Input Voltage Range	V- to V+
Storage Temperature Range	-40°C to +125°C
Operating Temperature Range	-40°C to +125°C
Lead Temperature (soldering, 10s; SOIC 3s)	+300°C
Output Short Circuit Duration ⁽¹⁾	Continuous
Junction Temperature (T _j)	+150°C

NOTE: (1) Short circuit may be to power supply common at +25°C ambient.



ELECTROSTATIC DISCHARGE SENSITIVITY

Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
OPA129P	8-pin Plastic DIP	006
OPA129PB	8-pin Plastic DIP	006
OPA129U	8-pin SOIC	182
OPA129UB	8-pin SOIC	182



NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

CONNECTION DIAGRAM









TYPICAL PERFORMANCE CURVES

T_A = +25°C, +15VDC, unless otherwise noted.









TYPICAL PERFORMANCE CURVES (CONT)

T_A = +25°C, +15VDC, unless otherwise noted.





TYPICAL PERFORMANCE CURVES (CONT)

T_A = +25°C, +15VDC, unless otherwise noted.



TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$, +15VDC, unless otherwise noted.



APPLICATIONS INFORMATION

NON-STANDARD PINOUT

The OPA129 uses a non-standard pinout to achieve lowest possible input bias current. The negative power supply is connected to pin 5—see Figure 1. This is done to reduce the leakage current from the V- supply (pin 4 on conventional op amps) to the op amp input terminals. With this new pinout, sensitive inputs are separated from both power supply pins.




FIGURE 1. Offset Adjust Circuit.

OFFSET VOLTAGE TRIM

The OPA129 has no conventional offset trim connections. Pin 1, next to the critical inverting input, has no internal connection. This eliminates a source of leakage current and allows guarding of the input terminals. Pin 1 and pin 4, next to the two input pins, have no internal connection. This allows an optimized circuit board layout with guarding—see “circuit board layout.”

Due to its laser-trimmed input stage, most applications do not require external offset voltage trimming. If trimming is required, the circuit shown in Figure 1 can be used. Power supply voltages are divided down, filtered and applied to the non-inverting input. The circuit shown is sensitive to variation in the supply voltages. Regulation can be added, if needed.

GUARDING AND SHIELDING

Ultra-low input bias current op amps require precautions to achieve best performance. Leakage current on the surface of circuit board can exceed the input bias current of the amplifier. For example, a circuit board resistance of $10^{12}\Omega$ from a power supply pin to an input pin produces a current of 15pA—more than one-hundred times the input bias current of the op amp.

To minimize surface leakage, a guard trace should completely surround the input terminals and other circuitry connecting to the inputs of the op amp. The DIP package should have a guard trace on both sides of the circuit board. The guard ring should be driven by a circuit node equal in potential to the op amp inputs—see Figure 2. The substrate, pin 8, should also be connected to the circuit board guard to assure that the amplifier is fully surrounded by the guard potential. This minimizes leakage current and noise pick-up.

Careful shielding is required to reduce noise pickup. Shielding near feedback components may also help reduce noise pick-up.

Triboelectric effects (friction-generated charge) can be a troublesome source of errors. Vibration of the circuit board, input connectors and input cables can cause noise and drift. Make the assembly as rigid as possible. Attach cables to avoid motion and vibration. Special low noise or low leakage cables may help reduce noise and leakage current. Keep all input connections as short as possible. Surface-mount components may reduce circuit board size and allow a more rigid assembly.

CIRCUIT BOARD LAYOUT

The OPA129 uses a new pinout for ultra low input bias current. Pin 1 and pin 4 have no internal connection. This allows ample circuit board space for a guard ring surrounding the op amp input pins—even with the tiny SO-8 surface-mount package. Figure 3 shows suggested circuit board layouts. The guard ring should be connected to pin 8 (substrate) as shown. It should be driven by a circuit node equal in potential to the input terminals of the op amp—see Figure 2 for common circuit configurations.

TESTING

Accurately testing the OPA129 is extremely difficult due to its high performance. Ordinary test equipment may not be able to resolve the amplifier's extremely low bias current. Inaccurate bias current measurements can be due to:

1. Test socket leakage,
2. Unclean package,
3. Humidity or dew point condensations,
4. Circuit contamination from fingerprints or anti-static treatment chemicals,
5. Test ambient temperature,
6. Load power dissipation,
7. Mechanical stress,
8. Electrostatic and electromagnetic interference.




FIGURE 2. Connection of Input Guard.




FIGURE 3. Suggested Board Layout for Input Guard.




FIGURE 4. Current-to-Voltage Converter.




FIGURE 5. High Impedance ($10^{15}\Omega$) Amplifier.




FIGURE 6. Piezoelectric Transducer Charge Amplifier.




FIGURE 7. Sensitive Photodiode Amplifier.

PACKAGING INFORMATION

ORDERABLE DEVICE	STATUS(1)	PACKAGE TYPE	PACKAGE DRAWING	PINS	PACKAGE QTY
OPA129P	OBSOLETE	PDIP	P	8	
OPA129PB	OBSOLETE	PDIP	P	8	
OPA129U	ACTIVE	SOIC	D	8	100
OPA129UB	ACTIVE	SOIC	D	8	100
OPA129UB/2K5	ACTIVE	SOIC	D	8	2500

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated